Contribution à une démarche de vérification formelle d'architectures logicielles. (Contribution to a process for formal verification of software architectures)
نویسنده
چکیده
This thesis proposes a process for Formal Verification of Software Architectures: DVFAL.The DVFAL process supports various formalisms of description of software architecturesas: the ADL (Architecture Description Language), UML2.0, Symphony and of the UML2.0profiles dedicated to the the software architectures domain. The DVFAL processrecommends the Wright ADL as a pivot formal language permitting to represent softwarearchitectures described in the various above stated formalisms. Besides, he proposestransformations of models into the translators (Wright toward CSP of Hoare and Wrighttoward Ada) to benefit from tools of verification of the properties supporting CSP and Adaas FDR and FLAVERS. Finally, the DVFAL process proposes a UML2.0-Wright profileplaying the role of an intermediate language between the formalisms basis of UML andWright.
منابع مشابه
Formalisation and verification of the Chilean electronic invoice system
We present a case study describing the formal specification and verification of the Chilean electronic invoice system, which has been defined by the Chilean taxes administration. The system is described by graphical specifications consisting of labelled transition systems, composed using synchronisation networks. Both, transition systems and networks, are parameterized. We use verification tool...
متن کاملBinary Heaps Formally Verified in Why3
The VACID-0 benchmarks is a set of small programs which pose challenges for formal verification of their functional behavior. This paper reports on the formal verification of one of these challenges: binary heaps. The solution given here is performed using the Why3 environment for program verification. The expected behavior of the program is specified in Why3 logic, structured using the constru...
متن کاملA T-time Petri net extension for real-time task scheduling modeling
In order to analyze whether timing requirements of a real-time application are met, we propose an extension of the T-time Petri net model which takes into account the scheduling of the software tasks distributed over a multi-processor hardware architecture. The paper is concerned with static priority pre-emptive based scheduling. This extension consists in mapping into the Petri net model the w...
متن کاملQu'est ce qu'un bon modèle?
Un modèle formel est une représentation mathématique, abstraite et toujours approchée d’un système réel. Il représente une certaine vue de ce système. Il est le résultat d’une démarche cognitive complexe qui progressivement rend formel et explicite un ensemble d’exigences, de contraintes, de connaissances informelles et partiellement implicites. Une automatisation d’un tel processus paraı̂t bien...
متن کاملSpecification and Verification of a Dynamic Reconfiguration Protocol for Agent-Based Applications
Dynamic reconfiguration increases the availability of distributed applications by allowing them to evolve at run-time. This report deals with the formal specification and model-checking verification of a dynamic reconfiguration protocol used in industrial agent-based applications. Starting from a reference implementation in Java, we produced a specification of the protocol using the Formal Desc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007